你好!欢迎来到 !
语言
当前位置: 首页>> Winbond/华邦>> 利基型动态随机存取内存>> DDR3 SDRAM>> 华邦 W632GG8MB

华邦 W632GG8MB

W632GG8MB

Density 256Mbitx8 8Banks Status
Vcc 1.5V±0.075V Frequency 667 / 800 / 933 / 1066 MHz
Package Temperature Range C-temp, I-temp, Automotive
Feature List

The W632GG8MB is a 2G bits DDR3 SDRAM and speed involving -09, -11, -12, -15, 09I, 11I, 12I, 15I, 09J, 11J, 12J and 15J.

产品特点

Power Supply: VDD, VDDQ = 1.5V±0.075V

Double Data Rate architecture: two data transfers per clock cycle

Eight internal banks for concurrent operation

8 bit prefetch architechure

CAS Latency: 5, 6, 7, 8, 9, 10, 11, 13 and 14

Burst length 8 (BL8) and burst chop 4 (BC4) modes: fixed via mode register (MRS) or selectable On-The-Fly (OTF)

Programmable read burst ordering: interleaved or nibble sequential
Bi-directional, differential data strobes (DQS and DQS#) are transmitted / received with data
Edge-aligned with read data and center-aligned with write data
DLL aligns DQ and DQS transitions with clock
Differential clock inputs (CK and CK#)
Commands entered on each positive CK edge, data and data mask are referenced to both edges of a differential data strobe pair (double data rate)
Posted CAS with programmable additive latency (AL = 0, CL -1 and CL -2) for improved command, address and data bus efficiency
Read Latency = Additive Latency plus CAS Latency (RL = AL + CL)
Auto-precharge operation for read and write bursts
Refresh, Self-Refresh, Auto Seif- refresh (ASR) and Partial array self refresh (PASR)
Precharged Power Down ans Active Power Down
Data masks (DM) for write data
Programmable CAS Write Latency (CWL) per operating frequency
Write Latency WL = AL + CWL
Multi purpose register (MPR) for readout a predefined system timing calibration bit sequence
System level timing calibration support via write leveling and MPR read pattem
ZQ Calibration for output driver and ODT using extermal reference resistor to ground
Asynchronous RESET# pin for Power-up initialization sequence reset function
Programmable on-die termination (ODT) for data, data mask and differential strobe pairs
Dynamic ODT mode for improved signal integrity and preselectable termination impedances during writes
1K Byte page size
interface: SSTL_15
Package VFBGA 78 Ball (8x10.5 mm2 ), RoHS compliant

编辑:admin 最后修改时间:2019-06-28 浏览:1

上一篇: 华邦 W632GU8MB
下一篇: 华邦 W632GG6MB
联系方式

0755-82591179

传真:0755-82591176

邮箱:vicky@yingtexin.net

地址:深圳市龙华区民治街道民治大道973万众润丰创业园A栋2楼A08

Copyright ? 2014-2023 All Rights Reserved.粤ICP备14043402号-4

Baidu
map